SERIAL NO.: 09/598,566 PETER H. PRIEST (919-806-1600)




FIG. 2A

LSPR ENCODING

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 10 GROUP S/PL/S 110 CE1 SIZE 0 Rt 0 0 0 0 0 SPRADDR

FIG. 2B

\_\_\_ 210

## Syntax/Operation

o)		
Instruction	Operands	Operation
LOAD ADDRESS REGIST	TER	
LSPR.[SP].W	Rt, SPRADDR	Rt ← [SPRADDR]word
LSPR.[SP].H0	Rt. SPRADDR	Rt.HO ← [SPRADDR]hword
LSPR.[SP].BO	Rt. SPRADDR	Rt.BO ← [SPRADDR]byte
T.LSPR.[SP].[WH080]	Rt. SPRADDR	Do operation only if T condition is satisfied in FO

FIG. 3A

SSPR ENCODING

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GROUP | S/P|L/S 110 | CE1 | SIZE | 0 | Rt | 0 | 0 | 0 | 0 | 0 | SPRADDR


FIG. 3B

**310** 

## Syntax/Operation

- / F		
Instruction	Operands	Operation
STORE SPECIAL-PURPO	SE REGISTER	
SSPR.[SP].W	Rt. SPRADDR	Rt → [SPRADDR]word
SSPR.(SP).H0	Rt. SPRADDR	Rt.HO → [SPRADDR]hword
SSPR.[SP].B0	Rt. SPRADDR	Rt.BO → [SPRADDR]byte
T.SSPR.[SP].[WH0B0]	Rt. SPRADDR	Do operation only if I condition is satisfied in FO

				4/28	
401 7	4037 40	- {	( 311111	EGISTER MAP $ extstyle  ag{409}$ $ extstyle  $	4
SYSTEM ADDRESS FOR SP AS A MCB	SP/PE LSPR/	SP	PE REGISTER	DESCRIPTION	400
BUS MASTER	SSPR	REGISTER	UEGIGIEN		
(THE NON-SP MCB	ADDRESS				
ADDRESS					
IS THE SAME EXCEPT WITH					
ADDRESS BIT 22=1)					
0x0030080	0x0080	DBSTAT		Debug Status register	Ī
0x0030084	0x0084	OBIR		Debug Instruction register	1
0x0030088	0x0088	DBDIN		Debug Data In register	1
0x003008c	0x008c	DBDOUT		Debug Data Out register	1
0x0030090	0x0090				]
0x0030094	0x0094				]
0x0030098	0x0098				
0x003009c	0x009c				] _
0x00300a0	0x00a0	EPSTAT	EPSTAT	Event Point Status	] ]
0x00300a4	0x00a4	DEPCTLO	DEPCTLO	Data Event point Control register 0	]
0x00300a8	8600x0	DEPCTL1		Data Event point Control register 1	]
0x00300ac	0x00ac	DEPOR0	DEPOR0	Data Event point O register O	]
0x00300b0	0x00b0	DEPOR1	DEPOR1	Data Event point 0 register 1	.
0x00300b4	0x00b4	DEPOR2	DEPOR2	Data Event point 0 register 2	.
0x00300b8	0x00b8	DEP1R0		Data Event point 1 register 0	<b>.</b>
0x00300bc	0x00bc	DEP1R1		Data Event point 1 register 1	4
0x00300c0	0x00c0	DEP1R2		Data Event point 1 register 2	4 1
0x00300c4	0x00c4	DEP2R0		Data Event point 2 register 0	4
0x00300c8	0x00c8	DEP2R1		Data Event point 2 register 1	1
0x00300cc	0x00cc	DEP2R2		Data Event point 2 register 2	11
0x00300d0	0x00d0	IEPCTLO IEPCTL1		Instruction Event point Control register 0	<del>{</del>
0x00300d4 0x00300d8	0x00d4 0x00d8	IEPORO		Instruction Event point Control register 1 Instruction Event point 0 register 0	11
0x00300dc	0x00dc	IEPOR1		Instruction Event point 0 register 1	1
0x00300e0	0x00e0	IEPOR2		Instruction Event point 0 register 2	<b>∤ } 410</b>
0x00300e4	0x00e4	IEP1R0		Instruction Event point 0 register 0	1
0x00300e8	0x00e8	IEP1R1		Instruction Event point 1 register 1	1
0x00300cs	0x00ec	IEP1R2		Instruction Event point 1 register 2	1
0x00300f0	0x00f0			Instruction Event point 2 register 0	1
0x00300f4	0x00f4	IEP2R1		Instruction Event point 2 register 1	1
0x00300f8	0x00f8	IEP2R2		Instruction Event point 2 register 2	1
0x00300fc	0x00fc	IEP3R0		Instruction Event point 3 register 0	1
0x0030100	0x0100	IEP3R1		Instruction Event point 3 register 1	1
0x0030100	0x0104	IEP3R2		Instruction Event point 3 register 2	1
0x0030100	0x0108	IEP4R0		Instruction Event point 4 register 0	] [
0x0030100	0x010c	IEP4R1		Instruction Event point 4 register 1	]
0x0030100	0x0110	IEP4R2		Instruction Event point 4 register 2	]
0x0030100	0x0114	IEP5R0		Instruction Event point 5 register 0	]
0x0030100	0x0118	IEP5R1		Instruction Event point 5 register 1	]
0x0030100	0x011c	IEP5R2		Instruction Event point 5 register 2	] ]



60	02 7	<b>FIG</b> .	<i>6A</i>	600	
	CONTROL VALUE		OPERATION	V	
	00000000	Disabled Event point. No acti OutTrigger←InTrigger;	ion <u> </u>	03	
604 - 00	T11000	OutTrigger←InTrigger:	- 11	/always pass trigger through	- 605
usi loi sk zei	nis may be sed for a sop, with loop ip if count is tro.  I == 1	if(T==1) InTriggerFF ← InTrigger; else InTriggerFF ← 1; WHEN( (PC==IEPxR0  PC==IEPxR1)	-607 -608 -609	10	
	Trigger can	[{			
or	used to exit skip the op.	if( (PC==IEPxR1)&&			-611 -612 -613
		} {			•
		PC ← IEPxRO; IEPxR2.H0 ← IEPxR2.H1; InTriggerFF ← 0; CancelNext(Inst(PC));		/reload count //reload count //reload FF //reload count //reload FF //reload inst //re	-614 -615 -616 -617
		1	- 11	(Clast inst of loop)	
	•	else if(PC==IEPxRO) {	11	/if at "end" address	-618
		if(T==1 && InTriggerFF==1)	11	/if trigger enabled and active —	-619
		{ PC ← next PC: IEPxR2.HO ← IEPxR2.H1; InTriggerFF ← O:	- 11	Ifall out of loop  Ireload count Iclear FF	- 620 -621 -622
		}      else if(IEPxR2.H0==0  IEPxR2	) LIN1\ <b>_</b>	ຸດວາ	
		· ·			
		PC ← next PC; IEPxR2.H0 ← IEPxR2.H1;		624 625	
		else	11	/else Count is neither 1 nor 0 🔷	-626
		PC ← IEPxR1; IEPxR2.HO ← IEPxR2.HO-1;	. !!		-627 -628
		} <sup>*</sup>  }			

# FIG. 6B

602 7	7 601	640
CONTROL VALUE	OPERAT	ION
00T11001	OutTrigger ← InTrigger;	//always pass trigger through
This is used for a loop which will not skip to the end if the start address is reached and the count is	<pre>if(T==1)   InTriggerFF ← InTrigger; else   InTriggerFF ← 1; WHEN( (PC==IEPxR0  PC==IEPxR1) ) {</pre>	
zero. If T==1 Trigger can be used to exit or	if( (PC==IEPxR1) &	//if PC matches "start" address //trigger is enabled and active
skip the loop.	PC ← IEPxRO; IEPxR2.H0 ← IEPxR2.H1; InTriggerFF ← 0; CancelNext(Inst[PC]);	//jump to end of loop //reload count //clear FF //Cancel last next fetched inst //llast inst of loop)
	else if(PC==IEPxRO)	//if at "end" address
	if(T==1 && InTriggerFF==1)	//if trigger enabled and active
	PC ← next PC:     IEPxR2.H0 ← IEPxR2.H1;     InTriggerFF ← 0; } else if(IEPxR2.H0==0  IEPxR2.H0==1) {     PC ← next PC:     IEPxR2.H0 ← IEPxR2.H1; }	//fall out of loop //reload count //clear FF
	else {	//else Count is neither 1 nor 0
	PC ← IEPxR1; IEPxR2.HO ← IEPxR2.HO-1; ) } }	//next PC is [IEPxR1] //decrement "count"

## FIG. 6C

602 -601 > CONTROL VALUE **OPERATION** 00T11010 OutTrigger ← InTrigger: //always pass trigger through if(T==1) InTriggerFF ← InTrigger: This may be used for a loop else with an exit InTriggerFF ← 1; based on a TRUE FO WHEN( (PC==IEPxR0 | PC==IEPxR1) ) condition or if( (PC==IEPxR1) && count == 0, or //if PC matches "start" address.. pre-trigger (if (T==16&InTriggerFF==1) //trigger is enabled and active enabled). If enabled for PC ← IEPxRO: //jump to end of loop pre-trigger, and trigger FF IEPxR2.H0 ← IEPxR2.H1; //reload count is set, and 'start' address InTriggerFF ← 0: //clear FF Cance [Next (Inst[PC]): //Cancel last next fetched inst is matched, //(last inst of loop) then the loop is else if(PC==IEPxRO) skipped. //if at "end" address if(T==1 && InTriggerFF==1) //if trigger enabled and active PC ← next PC: //fall out of loop IEPxR2.H0 ← IEPxR2.H1; //reload count InTriggerFF ← 0; //clear FF else if(IEPxR2.H0==0||IEPxR2.H0==1||F0==1  $PC \leftarrow next PC$ : if(IEPxR2.H0==0||IEPxR2.H0==1) IEPxR2.H0 ← IEPxR2.H1; } else //else Count is neither 1 nor 0 PC ← IEPxR1; //next PC is [IEPxR1] IEPxR2.H0 ← IEPxR2.H0-1: //decrement "count" }

## FIG. 6D

660 602 > 601 > OPERATION CONTROL VALUE OutTrigger ← InTrigger: //always pass trigger through 00T11011 This may be if([==1) used for a loop InTriggerFF ← InTrigger: with an exit else based on a InTriggerFF  $\leftarrow 1$ : FALSE FO condition or WHEN( (PC==IEPxR0 | PC==IEPxR1) ) count == 0, or if( (PC==IEPxR1) pre-trigger (if //if PC matches "start" address.. enabled). (T==1&&InTriggerFF==1) //trigger is enabled and active If enabled for pre-trigger. and trigger FF PC ← IEPxRO: //jump to end of loop //reload count IEPxR2.H0 ← IEPxR2.H1; is set, and 'start' address //clear FF InTriggerFF  $\leftarrow 0$ ; Cance INext (Inst[PC]); //Cancel last next fetched inst is matched. then the loop is //(last inst of loop) skipped. else if(PC==IEPxRO) //if at "end" address //if trigger enabled and active if(T==1 && InTriggerFF==1) PC ← next PC: //fall out of loop IEPxR2.H0 ← IEPxR2.H1; //reload count //clear FF InTriggerFF  $\leftarrow 0$ ; else if(IEPxR2.H0==0||IEPxR2.H0==1||F0==0)  $PC \leftarrow next PC$ ; if(IEPxR2.H0==0||IEPxR2.H0==1) IEPxR2.H0 ← IEPxR2.H1; } //else Count is neither 1 nor 0 else PC ← IEPxR1: //next PC is [IEPxR1] IEPxR2.H0 ← IEPxR2.H0-1; //decrement "count"

## FIG. 6E

670 602 ~ 601 > **OPERATION** CONTROL VALUE SPT00000 if(P==0) //Default is pass-through OutTrigger ← InTrigger: else Used for //Default is "no trigger" OutTrigger ← 0; generating an **EP** interrupt if(T==1) InTriggerFF ← InTrigger; with optional pre-count, and else InTriggerFF ← 1: pre-trigger. Interrupt WHEN( (PC==IEPxR0) | (PC==IEPxR1)) & (!T||InTriggerFF) ) occurs just after if(T && InTriggerFF) instruction at InTriggerFF ← 0; address IEPxR1. if(IEPxR2.H0 == 0) //If match with count=0, carry on If SPT=000, //lacts as if disabled) then this  $PC \leftarrow next PC$ ; option else if(IEPxR2.H0 == 1) becomes the "No operation" control code if(S==1) EPINT ← 1; //assert EP interrupt and no updates to IEP registers if(P==1) OutTrigger ← 1; IEPxR2,H0 ← IEPxR2.H1; occur. else PC ← next PC: IEPxR2.H0 ← IEPxR2.H0 - 1; }

FIG. 6F

	, 10. 0.	
602	601 7	680
CONTROL VALUE	OPER	TATION
OPT00001	if(P==0)	
	Out⊺rigger ← InTrigger;	//Default is pass-through
Used for	else	40.6 11 1 4 1 1 4
vectoring to a	OutTrigger←0;  if(T==1)	//Default is "no trigger"
target address after 'count'	InTriggerFF ← InTrigger;	
matches	l else	
	InTriggerFF ← 1:	
	WHEN( (PC==IEPxRO)&&(!T  InTriggerFF	1)
	if(T && InTriggerFF)	//If pre-trigger, then clear FF
	InTriggerFF ← 0:	The pre-trigger, then creat in
	1 1992	
	if(IEPxR2.H0 == 0)	//If match with count=0, carry on
	{   DC c newt DC	//lacts as if disabled)
	PC←next PC:	
	else if(IEPxR2.H0 == 1)	//if Match with count 1
	{	
	PC ← IEPxR1;	//Branch to vector address
	IEPxR2.H0 ← IEPxR2.H1;	//Reload 'count'
	'else	//if neither 0 or 1
	\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	PC ← next PC;	//next PC
	IEPxR2.H0 ← IEPxR2.H0 - 1;	//decrement 'count'
	<b>,</b> '	
L	<u> </u>	

FIG. 6G

- 690 602 > 601 7 CONTROL VALUE **OPERATION** if(P==0) SPT00010 OutTrigger ← InTrigger: //Default is pass-through This IEP can else OutTrigger ← 0; be used to //Default is "no trigger" generate an EP if(T==1) interrupt after InTriggerFF ← InTrigger: 'count' input else trigger events InTriggerFF ← 1: WHEN(InTriggerFF) have been received. (If if(T && InTriggerFF) T==0. then the //If pre-trigger, then clear FF InTriggerFF ← 0; branch occurs after 'count' if(IEPxR2.H0 == 0) //If match with count=0, carry on cycles. //lacts as if disabled) repeatedly  $PC \leftarrow next PC$ ; else if(IEPxR2.H0 == 1) //if Match with count 1 if(S==1) //assert EP interrupt EPINT ← 1; if(P==1) OutTrigger ← 1: IEPxR2.HÖ ← IEPxR2.H1; //If neither 0 or 1... else PC ← next PC: //next PC IEP $xR2.H0 \leftarrow IEPxR2.H0 - 1$ ; //decrement 'count' }

SERIAL NO.: 09/598,566 PETER H. PRIEST (919-806-1600)

13/28

FIG. 7A

FIG. 7B

Syntax/Operation

710

Syntax/operati	ĮŲII	•
Instruction	Operands	Operation
EPL00Px	UDISP10	IEPxR1 ← PC + 1 IEPxR0 ← PC + UDISP10 IEPx ← 0x18 if(IEPxR2.H0>0) {   while(IEPxR2.H0>1) {     Execute instructions until PC = IEPxR0     PC ← IEPxR1     IEPxR2.H0 ← IEPxR2.H0-1   }     Execute instructions until PC = IEPxR0     IEPxR2.H0 ← IEPxR2.H1 } else     PC ← PC + UDISP10 + 1





FIG. 7D

**-** 730

Syntax/Operation

Syntax/uperation		•
Instruction	Operands	Operation
EPL00PIx	LoopCnt. UDISP10,	IEPxR1 ← PC + 1 IEPxR0 ← PC + UDISP10 IEPxR2.H0 ← LoopCnt IEPxR2.H1 ← loopCnt IEPx ← 0x18 if(IEPxR2.H0>0) {   while(IEPxR2.H0>1) {   Execute instructions until PC = IEPxR0   PC ← IEPxR1   IEPxR2.H0 ← IEPxR2.H0 - 1   }   Execute instructions until PC = IEPxR0   IEPxR2.H0 ← IEPxR2.H0 - 1 } execute instructions until PC = IEPxR0   IEPxR2.H0 ← IEPxR2.H1 } else   PC ← PC + UDISP10 + 1

			FI	G. 8	800
80	)2	804	806	808	810
[	Cycle	EP Compare	Fetch	Decode	Execute
812 \	0		EPL00Px	Instruction before EPLOOPx	Second instruction before EPLOOPx
B14~	1		First instruction of Loop	EPL00Px	Instruction before EPLOOPx
				<ol> <li>Calculate         EndA=PC+DISP</li> <li>Hold PC and NOP         instruction in fetch</li> </ol>	
816 \	2		First instruction of Loop	Hw NOP	EPL00Px
					1. Send EndA to IEPx on SPR bus to be loaded into IEPxRO 2. Signal IEPx to load the program counter value into IEPxR1 3. Hold PC and NOP instruciton in fetch
818 \	3	First compare of IEPxRO to PC here.	First instruction of Loop	NOP	HW NOP
820~	4		Next instruction	First instruction of Loop	HW NOP
822~	5		:	Next instruction	First instruction of Loop



### FIG. 10A

- 1010 1012 CONTROL VALUE **OPERATION** if(P==0) SPT01000 OutTrigger ← InTrigger: //Default is pass-through LEA match ATAGLI 33 OutTrigger ← 0: //Default is "no trigger" if{|T==1) & MASK) InTriggerFF ← InTrigger: match after 1 occurance then else interrupt or InTriggerFF ← 1: OutTrigger WHEN(ILEA==DEPxRO) &&(ILDATA & DEPxR2)==DEPxR1) && InTriggerFF)) if (T && InTriggerFF) InTriggerFF ← 0; //if qualified event, clear FF if(P==1) OutTrigger ← 1: //output 1 cycle pulse if(S==1) EPINT  $\leftarrow 1$ : SPT01001 if(P==0) OutTrigger ← InTrigger: //Default is pass-through SEA match && ISDATA //Default is "no trigger" OutTrigger ← 0: if(T==1) & MASK) match after 1 InTriggerFF ← InTrigger: 1015 occurance then else interrupt or InTriggerFF ← 1; OutTrigger WHEN((SEA==DEPxRO) &&((SDATA & DEPxR2)==DEPxR1) **&&** InTriggerFF)) if(T && InTriggerFF) InTriggerFF ← 0: //if qualified event, clear FF if (P==1) OutTrigger ← 1; //output 1 cycle pulse if(S==1) EPINT ← 1;

## FIG. 10B

- 1020

1012

OPERATION CONTROL VALUE SPT01010 if(P==0) OutTrigger ← InTrigger: //Default is pass-through (LEA or SEA) OutTrigger ← 0; //Default is "no trigger" match after count if([==1] InTriggerFF ← InTrigger: occurances Else then interrupt InTriggerFF ← 1; or OutTrigger WHEN((LEA = DEPxRO) | SEA == DEPxR1) &&(InTriggerFF)) if(I && InTriggerFF) //If pre-trigger, then clear FF InTriggerFF ← 0: //If match with count=0, carry on if (DEPxR2.H0==0) //(acts as if disabled) PC ← next PC: else if(DEPxR2.HO==1) //if Match with count 1... if(P==1) OutTrigger ← 1; //output 1 cycle pulse if(S==1) EPINT ← 1: DEPxR2.H0 ← DEPxR2.H1; //Reload 'count' else //If neither 0 or 1... PC ← next PC; DEPxR2.H0 ← DEPxR2.H0 - 1; //decrement 'count'

## FIG. 10C

1012 CONTROL VALUE OPERATION SPT01100 if (P==0) OutTrigger ← InTrigger: //Default is pass-through (LEA THEN SEA) match OutTrigger ← 0; //Default is "no trigger" after count if(T==1) occurances InTriggerFF ← InTrigger: then interrupt InTriggerFF ← 1: WHEN( ((LEA==DEPxRO)&&(InTriggerFF))AND THEN(SEA == or OutTrigger DEPxR1)) if(I && InTriggerFF) //If pre-trigger, then clear FF InTriggerFF ← 0. if(OEPxR2.H0==0) //If match with count 0, carry on //lacts as if disabled) PC←next PC; else if(DEPxR2.H0==1) //if Match with count 1... if(P==1) OutTrigger ← 1; //output 1 cycle pulse if(S==1) EPINT ← 1; DEPxR2.H0 ← DEPxR2.H1; //Reload 'count' //If neither 0 or 1... else PC ← next PC: DEPxR2.H0 ← DEPxR2.H0 - 1 //decrement 'count'

- 1030

### FIG. 10D

- 1040

1012

CONTROL VALUE OPERATION SPT01101 if(P==0) OutTrigger ← InTrigger: //Default is pass-through ISEA THEN LEA) match OutTrigger ← 0: //Default is "no trigger" after count if(T==1) InTriggerFF ← InTrigger: occurances then interrupt else or OutTrigger InTriggerFF ← 1; WHEN( ((SEA == DEPxRO) && (InTriggerFF)) AND THEN(LEA == DEPxR1)) if(I && InTriggerFF) //If pre-trigger, then clear FF InTriggerFF  $\leftarrow 0$ ; //If match with count=0, carry on if(DEPxR2.H0==0) //lacts as if disabled) PC ← next PC; else if(DEPxR2.H0==1) //if Match with count 1... OutTrigger ← 1; //output 1 cycle pulse if(S==1) EPINT ← 1: DEPxR2.H0 ← DEPxR2.H1; //Reload 'count' //If neither 0 or 1... else PC ← next PC: DEPxR2.H0 ← DEPxR2.H0 - 1 //decrement 'count'

)

## FIG. 10E

1050

1012

OPERATION CONTROL VALUE SPT01110 if(P==0) OutTrigger ← InTrigger: //Default is pass-through (LEA THEN OutTrigger ← 0; //Default is "no trigger" LEA) match after count if(T==1) InTriggerFF ← InTrigger: occurances else then interrupt InTriggerFF ← 1: or OutTrigger WHEN( ((LEA == DEPxRO) && (IntriggerFF)) AND THEN(LEA == DEPxR1)) if(I && InTriggerFF) //If pre-trigger, then clear FF InTriggerFF  $\leftarrow 0$ : //If match with count 0, carry on if(DEPxR2.H0==0) //(acts as if disabled) PC ← next PC; else if(DEPxR2.H0==1) //if Match with count 1... if(P==1) OutTrigger ← 1: //output 1 cycle pulse if(S==1) EPINT ← 1: DEPxR2.H1; DEPxR2.H0 //Reload 'count' //If neither 0 or 1... else PC ← next PC; DEPxR2.H0 ← DEPxR2.H0 - 1 //decrement 'count'

## FIG. 10F

1060

10127

CONTROL VALUE OPERATION SPT01111 if(P==0) OutTrigger ← InTrigger: //Default is pass-through ISEA THEN //Default is "no trigger" SEA) match OutTrigger ← 0; after count if(T==1) InTriggerFF ← InTrigger; occurances then interrupt else InTriggerFF ← 1: or OutTrigger WHEN! ((SEA = = DEPxRO) & (InTriggerFF)) AND THEN(SEA == DEPxR1)) if(T && InTriggerFF) //If pre-trigger, then clear FF InTriggerFF ← 0; if(DEPxR2.H0==0) //If match with count O, carry on //(acts as if disabled) PC ← next PC; else if(DEPxR2.HO==1) //if Match with count 1... if(P==1) OutTrigger ← 1; //output 1 cycle pulse if(S==1) EPINI ← 1: DEPxR2.H0 ← DEPxR2.H1; //Reload 'count' //If neither 0 or 1... else PC ← next PC; DEPxR2.H0 ← DEPxR2.H0 - 1 //decrement 'count' }

# FIG. 10G

1070

1012

CONTROL VALUE	OPERATION
SPT10000	if(P==0)
	OutTrigger← InTrigger: //Default is pass-through
LDATA &	else
MASK match	OutTrigger←0: //Default is "no trigger"
after 1	if([==1)
occurances	InTriggerFF ← InTrigger;
capture address	else
then interrupt and/or	InTriggerFF ← 1;
OutTrigger.	DEPxRO ← LEA: //save address where data detected
Once the	DETAILS CEA; 77307C BOOK CSS WHENE BOOK BECCERCO
address is held	WHEN((LDATA & DEPxR2) == DEPxR1
in DEPxRO, it	& InTriggerFF)
remains held	<b>[</b> {
until the	if(T_&& InTriggerFF)
control value	InTriggerFF ← 0; //if qualified event, clear FF
changes or a	11.314000.00
store to DEPxRO	Hold(DEPxRO); //Retain state of DEPxRO (LEA)
OCCUES.	if(P==1)
occurs.	OutTrigger ← 1; //output 1 cycle pulse
	if (S==1)
	EPINT ← 1.
	}
	)

## FIG. 10H

- 1080

10127

CONTROL VALUE OPERATION SPT10001 if (P==0) OutTrigger ← InTrigger: //Default is pass-through SDATA & //Default is "no trigger" MASK match OutTrigger ← 0: after 1 if(T==1) InTriggerFF ← InTrigger: occurances capture address else InTriggerFF ← 1; then interrupt and/or OutTrigger. DEPxRO ← SEA: //save address where data detected Once the WHEN((SDATA & DEPxR2) == DEPxR1 address is held in DEPxRO, it && InTriggerFF) remains held if(T && InTriggerFF) until the InTriggerFF ← 0; //if qualified event, clear FF control value changes or a store to //Retain state of DEPxRO (SEA) Hold (DEPxRO): DEPxRO if(P==1) OutTrigger ← 1; //output 1 cycle pulse occurs. if(S==1)  $EPINT \leftarrow 1$ ;

# FIG. 10I

10127

1090

CONTROL VALUE	OPERATION
SPT10010 LEA & Mask match.	if(P==0) OutTrigger← InTrigger: //Default is pass-through else
'T' bit used to specify	OutTrigger←O; //Default is "no trigger" to output
special actions. When T==1.	InTriggerFF ← 1; //Always enable event point for this code //Check for DMA access to increment count
count reg treated as a semaphore which can respond to a DMA write address match. A	if(T==1) if(OMA Write Addr & DEPxR1)==(LEA & DEPxR1)//compare after DMA mux DEPxR2.H0 = DEPxR2.H0+1; //increment count
DMA Write with an address that matches LEA & Mask	//Check for SP/PE access if((DEPxRO & DEPxR1) == (LEA & DEPxR1) && InTriggerFF) {
causes inc of count, while a processor (SP/PE) match event	if(DEPxR2.H0==0) //If match with count=0, carry on {
causes dec of count amd an EXTOUT pulse.	else {
If count==0 when match occurs, no decrement of count	if(S==1 && P==1) OutTrigger←1; //Signal on OutTrigger
occurs and no EXTOUT pulse	if(T==0) //if not using DMA signaling
(basically no action).	if(DEPxR2.H0 == 1)  // check for count reload { DEPxR2.H0 ← DEPxR2.H1; // reload count
	if(S==1 && P==0)) EPINT ← 1; //if debug int selected, pulse signal }
	else DEPxR2.H0 = DEPxR2.H0 -1; //decrement count
	else //else Using DMA signaling {
	EXTOUT ← 1; Pulse external output 1 cycle DEPxR2.H0 = DEPxR2.H0 -1; //decrement count }
	} }


# FIG. 10J

10127

1095

CONTROL VALUE	ODCDATION
CONTROL VALUE SPT10011	if (P==0)
SEA & Mask match.  'T' bit used to specify special actions.	OutTrigger  — InTrigger; //Default is pass-through else OutTrigger  — O; //Default is "no trigger" to output  InTriggerFF  — 1; //Always enable event point for this code
When T==1, count reg treated as a semaphore which can respond to a DMA write address match. A DMA Read with an address that matches SEA & Mask causes inc of count, while a processor (SP/PE) match event causes dec of count and an EXTOUT pulse. If count==0 when match occurs, no decrement of count occurs and no EXTOUT pulse (basically no action).	//Check for DMA access to increment count if(T==1) if(IDMA Read Addr & DEPxR1) == (SEA & DEPxR1) //compare after DMA mux DEPxR2.H0 = DEPxR2.H0+1;


SERIAL NO.: 09/598,566 PETER H. PRIEST (919-806-1600)



SERIAL NO.: 09/598,566 PETER H. PRIEST (919-806-1600)

#### 28/28

#### FIG. 12A



## FIG. 12B

1220

### Initiate DMA for Buf1

LO: Program Routine Start
Processing for the data
in Buf1 or Buf2, use
Load Modulo Index to access
the data from the buffers
LOEND: Has "End of Data: code
been decode? If not branch to
LO, else fall out of LO loop.

## FIG. 12C

1240

IEPO: DMA not complete event detection
Chained to DEPO and DEP1
IEPORO=notused, IEPOR1=X1, IEPOR2.HO=.H1=2
DEPO: Background DMA to load Buf2
DEPORO=A, DEPOR1=C, DEPOR2.HO=0,.H1=0
DEP1: Background DMA to load Buf1
DEP1RO=C, DEP1R1=A, DEP1R2.HO=1,.H1=0